Table of Contents
VLSI Design
Volume 2012, Article ID 312808, 11 pages
http://dx.doi.org/10.1155/2012/312808
Research Article

A Graph-Based Approach to Optimal Scan Chain Stitching Using RTL Design Descriptions

1SOC Department, LIP6 Laboratory, University Pierre and Marie Curie, 4 Place Jussieu, 75252 Paris Cedex 05, France
2LCIS, Grenoble Institute of Technology and University of Grenoble, 50 Rue Barthélémy de Laffémas, 26000 Valence Cedex, France
3DeFacTo Technologies, 167 Rue de Mayoussard, 38430 Moirans, France

Received 30 April 2012; Accepted 6 November 2012

Academic Editor: Shantanu Dutt

Copyright © 2012 Lilia Zaourar et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. B. Korte, L. Lovasz, H. J. Promel, and A. Schrijver, Paths, Flows, and VLSI-Layout, Springer, New York, NY, USA, 1990.
  2. S. H. Gerez, Algorithms for VLSI Design Automation, John Wiley & Sons, Chichester, UK, 1998.
  3. L. T. Wang, Y. W. Chang, and K. T. Cheng, Electronic Design Automation: Synthesis, Verification, and Test, Morgan Kaufmann, Boston, Mass, USA, 2009.
  4. Semiconductors Industry Association, Test and Test Equipment. Update, International Technical Roadmap for Semiconductor, 2010.
  5. L. T. Wang, C. E. Stroud, and N. A. Touba, System-on-Chip Test Architectures: Nanometer Design For Testability, Morgan Kaufmann, Boston, Mass, USA, 2008.
  6. S. Roy, “RTL based scan BIST,” in Proceedings of the VHDL International Users' Forum (VIUF '97), pp. 117–121, October 1997. View at Scopus
  7. C. Aktouf, H. Fleury, and C. Robach, “Inserting scan at the behavioral level,” IEEE Design and Test of Computers, vol. 17, no. 3, pp. 34–42, 2000. View at Publisher · View at Google Scholar · View at Scopus
  8. Y. Huang, C. C. Tsai, N. Mukherjee, O. Samman, W. T. Cheng, and S. M. Reddy, “Synthesis of scan chains for netlist descriptions at RT-Level,” Journal of Electronic Testing, vol. 18, no. 2, pp. 189–201, 2002. View at Publisher · View at Google Scholar · View at Scopus
  9. M. Hirech, J. Beausang, and X. Gu, “New approach to scan chain reordering using physical design information,” in Proceedings of the IEEE International Test Conference (ITC '98), pp. 348–355, October 1998. View at Scopus
  10. D. Berthelot, S. Chaudhuri, and H. Savoj, “An efficient linear time algorithm for scan chain optimization and repartitioning,” in Proceedings of the International Test Conference (ITC '02), pp. 781–787, Washington, DC, USA, October 2002. View at Scopus
  11. P. Gupta, A. B. Kahng, and S. Mantik, “Routing-aware scan chain ordering,” ACM Transactions on Design Automation of Electronic Systems, vol. 10, no. 3, pp. 546–560, 2005. View at Publisher · View at Google Scholar · View at Scopus
  12. P. Gupta, A. B. Kahng, I. I. Mǎndoiu, and P. Sharma, “Layout-aware scan chain synthesis for improved path delay fault coverage,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 7, pp. 1104–1114, 2005. View at Publisher · View at Google Scholar · View at Scopus
  13. B. B. Paul, R. Mukhopadhyay, and I. S. Gupta, “Genetic algorithm based scan chain optimization and test power reduction using physical information,” in Proceedings of the IEEE Region 10 Conference (TENCON '06), Hong Kong, November 2006. View at Publisher · View at Google Scholar · View at Scopus
  14. K. D. Boese, A. B. Kahng, and R. S. Tsay, “Scan chain optimization: heuristic and optimal solutions,” Internal Report CS Department, University of California at Los Angeles, Los Angeles, Calif , USA, 1994. View at Google Scholar
  15. S. Makar, “Layout-based approach for ordering scan chain flip-flops,” in Proceedings of the IEEE International Test Conference (ITC '98), pp. 341–347, October 1998. View at Scopus
  16. S. Bhattacharya and S. Dey, “H-SCAN: a high level alternative to full-scan testing with reduced area and test application overheads,” in Proceedings of the 14th IEEE VLSI Test Symposium, pp. 74–80, Princeton, NJ, May 1996. View at Scopus
  17. T. Asaka, S. Bhattacharya, S. Dey, and M. Yoshida, “H-SCAN+: a practical low-overhead RTL design-for-testability technique for industrial designs,” in Proceedings of the IEEE International Test Conference (ITC '97), pp. 265–274, Washington, DC, USA, November 1997. View at Scopus
  18. R. B. Norwood and E. J. McCluskey, “High-level synthesis for orthogonal scan,” in Proceedings of the 15th VLSI Test Symposium, pp. 370–375, May 1997. View at Scopus
  19. Private communication.
  20. L. Zaourar and Y. Kieffer, “Scan chain optimization for integrated circuits testing : an operations research perspective,” in Proceedings of the 23rd European Conference on Operational Research (EURO '09), p. 289, Bonn, Germany, July 2009.
  21. L. Zaourar, Y. Kieffer, C. Aktouf, and V. Julliard, “global optimization for scan chain insertion at the RT-level,” in Proceedings of the IEEE Computer Society Annual Symposium VLSI (ISVLSI '11), pp. 321–322, University Pierre and Marie Curie, Paris, France, July 2011.
  22. L. Zaourar, Y. Kieffer, and C. Aktouf, “An innovative methodology for scan chain insertion and analysis at RTL,” in Proceedings of the Asian Test Symposium (ATS '11), pp. 66–71, IEEE Computer Society, Washington, DC, USA, November 2011.
  23. W. J. Cook, W. H. Cunningham, and W. R. Pulleyblank, Combinatorial Optimization, Wiley-Interscience, New York, NY, USA, 1997.
  24. http://glaros.dtc.umn.edu/gkhome/views/metis/.
  25. http://www.cerc.utexas.edu/itc99-benchmarks/bench.html.
  26. http://www.opencores.org/.