Modeling and Design of a Nano Scale CMOS Inverter for Symmetric Switching Characteristics

Figure 9

Correlation diagram for the various outputs of the 1st ANN.

(a) Rise time

(b) Fall time

(c) Low-to-high propagation delay

(d) High-to-low propagation delay