Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2012
/
Article
/
Fig 3
/
Research Article
Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture
Figure 3
Block diagram of the rotational frequency detector.
