Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture

Figure 8

The measured RMS and peak-to-peak jitter (at 𝐹_OUT=167.9 MHz).