VLSI Design

VLSI Design / 2012 / Article / Fig 1

Research Article

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 1

Delay-insensitive dual-rail data encoding and 4-phase handshaking.
575389.fig.001

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.