VLSI Design

VLSI Design / 2012 / Article / Fig 10

Research Article

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 10

Redundant logic insertion in a homogeneously encoded dual-bit adder.
575389.fig.0010

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.