VLSI Design

VLSI Design / 2012 / Article / Fig 12

Research Article

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 12

Heterogeneously encoded dual-bit adder based n-bit self-timed RCA.
575389.fig.0012

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.