Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 12

Heterogeneously encoded dual-bit adder based n-bit self-timed RCA.