Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2012 (2012), Article ID 575389, 13 pages
http://dx.doi.org/10.1155/2012/575389
Research Article

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

1Department of Electronics and Communication Engineering, Vel Tech Dr. RR and Dr. SR Technical University, Avadi, Tamil Nadu, Chennai 600 062, India
2Department of Electronics and Communication Engineering, S.A. Engineering College, Anna University, Thiruverkadu, Tamil Nadu, Chennai 600 077, India
3School of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, UK

Received 8 October 2011; Revised 24 January 2012; Accepted 17 March 2012

Academic Editor: Sungjoo Yoo

Copyright © 2012 P. Balasubramanian et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. “Semiconductor Industry Association’s International Technology Roadmap for Semiconductors,” Design Report, 2009, http://www.itrs.net/.
  2. A. J. Martin, S. M. Burns, T. K. Lee, D. Borkovic, and P. J. Hazewindus, “The first asynchronous microprocessor: the test results,” ACM SIGARCH Computer Architecture News, vol. 17, no. 4, pp. 95–98, 1989. View at Google Scholar
  3. K. J. Kulikowski, V. Venkataraman, Z. Wang, A. Taubin, and M. Karpovsky, “Asynchronous balanced gates tolerant to interconnect variability,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '08), pp. 3190–3193, May 2008. View at Publisher · View at Google Scholar · View at Scopus
  4. I. J. Chang, S. P. Park, and K. Roy, “Exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation,” IEEE Journal of Solid-State Circuits, vol. 45, no. 2, pp. 401–410, 2010. View at Publisher · View at Google Scholar · View at Scopus
  5. M. Zamani and M. B. Tahoori, “A transient error tolerant self-timed asynchronous architecture,” in Proceedings of the 15th IEEE European Test Symposium (ETS'10), pp. 88–93, May 2010. View at Publisher · View at Google Scholar · View at Scopus
  6. J. Hamon and L. Fesquet, “Robust and programmable self-timed ring oscillators,” in Proceedings of the IEEE 9th International New Circuits and Systems Conference (NEWCAS '11), pp. 249–252, 2011.
  7. T. Chelcea, G. Venkataramani, and S. C. Goldstein, “Area optimizations for dual-rail circuits using relative-timing analysis,” in Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems, pp. 1–12, 2007.
  8. G. F. Bouesse, G. Sicard, A. Baixas, and M. Renaudin, “Quasi delay insensitive asynchronous circuits for low EMI,” in Proceedings of the 4th International Workshop on Electro-Magnetic Compatibility of Integrated Circuits, pp. 27–31, 2004.
  9. W. A. Lien, P. Day, C. Farnsworth et al., “Noise in self-timed and synchronous implementations of a DSP,” in Proceedings of the IEEE Radio and Wireless Conference, pp. 75–78, 1998.
  10. L. S. Nielsen, C. Niessen, J. Sparso, and K. van Berkel, “Low-power operation using self-timed circuits and adaptive scaling of the supply voltage,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, pp. 391–397, 1994. View at Publisher · View at Google Scholar · View at Scopus
  11. O. C. Akgun, J. Rodrigues, and J. Sparsø, “Minimum-energy sub-threshold self-timed circuits: design methodology and a case study,” in Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '10), pp. 41–51, May 2010. View at Publisher · View at Google Scholar · View at Scopus
  12. C. H. Van Kees Berkel, M. B. Josephs, and S. M. Nowick, “Scanning the technology applications of asynchronous circuits,” Proceedings of the IEEE, vol. 87, no. 2, pp. 223–233, 1999. View at Google Scholar · View at Scopus
  13. I. David, R. Ginosar, and M. Yoeli, “Self-timed is self-checking,” Journal of Electronic Testing, vol. 6, no. 2, pp. 219–228, 1995. View at Publisher · View at Google Scholar · View at Scopus
  14. S. J. Piestrak and T. Nanya, “Towards totally self-checking delay-insensitive systems,” in Proceedings of the 25th International Symposium on Fault-Tolerant Computing, pp. 228–237, June 1995. View at Scopus
  15. T. Verhoeff, “Delay-insensitive codes—an overview,” Distributed Computing, vol. 3, no. 1, pp. 1–8, 1988. View at Publisher · View at Google Scholar · View at Scopus
  16. B. Bose, “On unordered codes,” IEEE Transactions on Computers, vol. 40, no. 2, pp. 125–131, 1991. View at Publisher · View at Google Scholar · View at Scopus
  17. D. W. Lloyd and J. D. Garside, “A practical comparison of asynchronous design styles,” in Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems, (ASYNC '01), pp. 36–45, March 2010. View at Publisher · View at Google Scholar · View at Scopus
  18. W. J. Bainbridge, W. B. Toms, D. A. Edwards, and S. B. Furber, “Delay-insensitive, point-to-point interconnect using M-of-N codes,” in Proceedings of the 9th IEEE International Symposium on Asynchronous Circuits and Systems, (ASYNC '03), pp. 132–140, May 2003. View at Publisher · View at Google Scholar · View at Scopus
  19. V. Akella, N. H. Vaidya, and G. R. Redinbo, “Limitations of VLSI implementation of delay-sensitive codes,” in Proceedings of the 1996 26th International Symposium on Fault-Tolerant Computing, pp. 208–217, June 1996. View at Scopus
  20. C. L. Seitz, “System timing,” in Introduction to VLSI Systems, C. Mead and L. Conway, Eds., pp. 218–262, Addison-Wesley, Reading, Mass, USA, 1980. View at Google Scholar
  21. J. Sparso and S. B. Furber, Eds., Principles of Asynchronous Circuit Design: A Systems Perspective, Kluwer Academic Publishers, 2001.
  22. P. Balasubramanian and D.A. Edwards, “Self-timed realization of combinational logic,” in Proceedings of the 19th International Workshop on Logic and Synthesis, pp. 55–62, 2010.
  23. P. Balasubramanian and D. A. Edwards, “A new design technique for weakly indicating function blocks,” in Proceedings of the 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS '08), pp. 116–121, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  24. C. Jeong and S. M. Nowick, “Block-level relaxation for timing-robust asynchronous circuits based on eager evaluation,” in Proceedings of the 14th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '08), pp. 95–104, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  25. J. Sparsø and J. Staunstrup, “Delay-insensitive multi-ring structures,” Integration, The VLSI Journal, vol. 15, no. 3, pp. 313–340, 1993. View at Google Scholar · View at Scopus
  26. “Aperiodic circuits,” in Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems, V. I. Varshavsky, Ed., chapter 4, pp. 77–85, Kluwer Academic Publishers, 1990.
  27. C. D. Nielsen, “Evaluation of function block designs,” Tech. Rep. ID-TR: 1994-135, Department of Computer Science, Technical University of Denmark, 1994. View at Google Scholar
  28. K. M. Fant and G. E. Sobelman, “Null convention threshold gate,” US Patent 5664211, 1997.
  29. P. M. LewisII and C. L. Coates, Threshold Logic, Wiley, New York, NY, USA, 1967.
  30. A. J. Martin, “Asynchronous datapaths and the design of an asynchronous adder,” Formal Methods in System Design, vol. 1, no. 1, pp. 117–137, 1992. View at Publisher · View at Google Scholar · View at Scopus
  31. A.J. Martin, “The limitation to delay-insensitivity in asynchronous circuits,” in Proceedings of the 6th MIT Conference on Advanced Research in VLSI, pp. 263–278, 1990.
  32. A. J. Martin and P. Prakash, “Asynchronous nano-electronics: preliminary investigation,” in Proceedings of the 14th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '08), pp. 58–68, gbr, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  33. W. B. Toms and D. A. Edwards, “Efficient synthesis of speed independent combinational logic circuits,” in Proceedings of the 10th Asia and South-Pacific Design Automation Conference, pp. 1022–1026, 2005.
  34. B. Folco, V. Bregier, L. Fesquet, and M. Renaudin, “Technology mapping for area optimized quasi delay insensitive circuits,” in Proceedings of the IFIP International Conference on VLSI-SoC, pp. 146–151, 2005.
  35. P. Balasubramanian, Self-timed logic and the design of self-timed adders, Ph.D. thesis, The University of Manchester, 2010.