Research Article

Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper

Figure 1

Reference VLIW ASIP template.
580584.fig.001