Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper
Figure 2
Baseline prototyping flow (evaluation time for candidate architectures can be measured to be approximately hours for a typical design case like those presented in Section 7).