Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits Using Modified FAN Algorithm

Table 1

7 valued logic.

Signal	Description
S0	Steady 0
S1	Steady 1
T0	Falling transition
T1	Rising transition
P0	Positive glitch
P1	Negative glitch
X	Unknown value