Table of Contents
VLSI Design
Volume 2012, Article ID 752024, 13 pages
http://dx.doi.org/10.1155/2012/752024
Research Article

饾憗 Point DCT VLSI Architecture for Emerging HEVC Standard

Department of Electronics & Telecommunication, Politecnico di Torino, 10129 Torino, Italy

Received 21 December 2011; Revised 13 April 2012; Accepted 6 May 2012

Academic Editor: Andrey Norkin

Copyright © 2012 Ashfaq Ahmed et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [22 citations]

The following is the list of published articles that have cited the current article.

  • Manel Kammoun, Emna Maamouri, Ahmed Ben Atitallah, and Nouri Masmoudi, “An optimized hardware architecture of 4×4, 8×8, 16×16 and 32×32 inverse transform for HEVC,” 2016 2nd International Conference on Advanced Technologies for Signal and Image Processing (ATSIP), pp. 264–267, . View at PublisherView at Google Scholar
  • A. Kammoun, S. Ben Jdidia, F. Belghith, W. Hamidouche, J. F. Nezan, and N. Masmoudi, “An optimized hardware implementation of 4-point adaptive multiple transform design for post-HEVC,” 2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP), pp. 1–6, . View at PublisherView at Google Scholar
  • Maurizio Masera, Lorenzo Re Fiorentin, Maurizio Martina, Guido Masera, and Enrico Masala, “Optimizing the transform complexity-quality tradeoff for hardware-accelerated HEVC video coding,” 2015 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp. 1–6, . View at PublisherView at Google Scholar
  • Jianfeng Zhang, Paul Chow, and Hengzhu Liu, “FPGA implementation of low-power and high-PSNR DCT/IDCT architecture based on adaptive recoding CORDIC,” 2015 International Conference on Field Programmable Technology (FPT), pp. 128–135, . View at PublisherView at Google Scholar
  • Liangliang Chang, Zhenyu Liu, Xiangyang Ji, and Dongsheng Wang, “Coding sensitive based approximation algorithm for power efficient VBS-DCT VLSI design in HEVC hardwired Intra encoder,” 2017 IEEE International Conference on Image Processing (ICIP), pp. 3001–3005, . View at PublisherView at Google Scholar
  • Ganapathi Hegde, and P. G. Akhil, “An efficient hybrid integer coefficient-DCT architecture using quantization module for HEVC standard,” 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), pp. 1–6, . View at PublisherView at Google Scholar
  • Fabian Jager, and Karam Naser, “Low complexity transform coding for depth maps in 3D video,” IEEE VCIP 2013 - 2013 IEEE International Conference on Visual Communications and Image Processing, 2013. View at PublisherView at Google Scholar
  • Shuaifu Zhang, Yu Shen, and Canmei Yang, “A stochastic computation based integer DCT implementation in HEVC,” 2014 IEEE International Conference on Signal Processing, Communications and Computing, ICSPCC 2014, pp. 153–157, 2014. View at PublisherView at Google Scholar
  • Grzegorz Pastuszak, “Flexible Architecture Design for H.265/HEVC Inverse Transform,” Circuits, Systems, and Signal Processing, 2014. View at PublisherView at Google Scholar
  • Pramod Kumar Meher, Sang Yoon Park, Basant Kumar Mohanty, Khoon Seong Lim, and Chuohao Yeo, “Efficient integer DCT architectures for HEVC,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 24, no. 1, pp. 168–178, 2014. View at PublisherView at Google Scholar
  • Grzegorz Pastuszak, “Hardware architectures for the H.265/HEVC discrete cosine transform,” IET Image Processing, vol. 9, no. 6, pp. 468–477, 2015. View at PublisherView at Google Scholar
  • Yiliu Feng, Jianfeng Zhang, and Hengzhu Liu, “A Novel Low-Power and High-PSNR Architecture Based on ARC for DCT/IDCT,” Computer Engineering and Technology, vol. 666, pp. 55–68, 2016. View at PublisherView at Google Scholar
  • Rui Jia, Rui Chen, Colin Yu Lin, Zhenhong Guo, and Haigang Yang, “Low cost 1D DCT core for multiple video codec,” Chinese Journal of Electronics, vol. 25, no. 6, pp. 1052–1057, 2016. View at PublisherView at Google Scholar
  • Mohamed El-Hadedy, Xinfei Guo, Martin Margala, Mircea R. Stan, and Kevin Skadron, “Dual-Data Rate Transpose-Memory Architecture Improves the Performance, Power and Area of Signal-Processing Systems,” Journal of Signal Processing Systems, 2016. View at PublisherView at Google Scholar
  • Hao-Fan Hsu, Robert Chen-Hao Chang, Chia-Wei Chang, Chih-Peng Fan, and Chung-Bin Wu, “A Fast Algorithm-Based Cost-Effective and Hardware-Efficient Unified Architecture Design of 4 × 4, 8 × 8, 16 × 16, and 32 × 32 Inverse Core Transforms for HEVC,” Journal of Signal Processing Systems, vol. 82, no. 1, pp. 69–89, 2016. View at PublisherView at Google Scholar
  • Maurizio Masera, Maurizio Martina, and Guido Masera, “Adaptive Approximated DCT Architectures for HEVC,” IEEE Transactions on Circuits and Systems for Video Technology, pp. 1–1, 2016. View at PublisherView at Google Scholar
  • Maurizio Masera, Lorenzo Re?Fiorentin, Enrico Masala, Guido Masera, and Maurizio Martina, “Analysis of HEVC transform throughput requirements for hardware implementations,” Signal Processing: Image Communication, 2017. View at PublisherView at Google Scholar
  • Muhammad Shafique, Sergio Bampi, Mateus Grellert, Bruno Zatt, and Jörg Henkel, “Complexity control of HEVC encoders targeting real-time constraints,” Journal of Real-Time Image Processing, vol. 13, no. 1, pp. 5–24, 2017. View at PublisherView at Google Scholar
  • Honggang Qi, Qingming Huang, and Wen Gao, “A Bit-Plane Decomposition Matrix-Based VLSI Integer Transform Architecture for HEVC,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 64, no. 3, pp. 349–353, 2017. View at PublisherView at Google Scholar
  • S. Harize, A. Mefoued, N. Kouadria, and N. Doghmane, “HEVC transforms with reduced elements bit depth,” Electronics Letters, 2018. View at PublisherView at Google Scholar
  • Hamid Reza Nayeri, and Farzad Zargari, “Hardware solution for implementing the entire inverse IDCTs in HEVC decoder,” International Journal of Electronics, pp. 1–12, 2018. View at PublisherView at Google Scholar
  • Ahmed Kammoun, Wassim Hamidouche, Fatma Belghith, Jean-Francois Nezan, and Nouri Masmoudi, “Hardware design and implementation of adaptive multiple transforms for the versatile video coding standard,” IEEE Transactions on Consumer Electronics, vol. 64, no. 4, pp. 424–432, 2018. View at PublisherView at Google Scholar