752024.fig.001
Figure 1: Top level hardware architecture of DCT.