Table of Contents
VLSI Design
Volume 2012, Article ID 794753, 20 pages
http://dx.doi.org/10.1155/2012/794753
Research Article

Communication and Memory Architecture Design of Application-Specific High-End Multiprocessors

Faculty of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands

Received 12 August 2011; Revised 27 November 2011; Accepted 5 January 2012

Academic Editor: Menno M. Lindwer

Copyright © 2012 Yahya Jan and Lech Jóźwiak. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. L. Jóźwiak, N. Nedjah, and M. Figueroa, “Modern development methods and tools for embedded reconfigurable systems: a survey,” Integration, the VLSI Journal, vol. 43, no. 1, pp. 1–33, 2010. View at Publisher · View at Google Scholar · View at Scopus
  2. R. Gallager, “Low-density parity-check codes,” IRE Transactions on Information Theory, vol. 8, no. 1, pp. 21–28, 1962. View at Google Scholar
  3. Ieee standard for information technology—telecommunications and information exchange between systems—local and metropolitan area networks—specific requirements. part 15.3: Wireless medium access control (mac) and physical layer (phy) specifications for high rate wireless personal area networks (wpans) amendment 2: Millimeter-wave-based alternative physical layer extension. IEEE Std 802.15.3c-2009 (Amendment to IEEE Std 802.15.3-2003), pp. c1–c187, 12, 2009.
  4. G. Lechner, J. Sayir, and M. Rupp, “Efficient dsp implementation of an ldpc decoder,” in Proceedings of IEEE International Conference the Acoustics, Speech, and Signal Processing (ICASSP '04), vol. 4, pp. 665–668, 2004.
  5. G. Falcao, L. Sousa, and V. Silva, “Massively LDPC decoding on multicore architectures,” IEEE Transactions on Parallel and Distributed Systems, vol. 22, no. 2, pp. 309–322, 2011. View at Publisher · View at Google Scholar · View at Scopus
  6. L. Jóźwiak and Y. Jan, “Quality-driven methodology for demanding accelerator design,” in Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED '10), pp. 380–389, March 2010. View at Publisher · View at Google Scholar · View at Scopus
  7. R. Schreiber, S. Aditya, B. R. Rau et al., “High-level synthesis of nonprogrammable hardware accelerators,” in Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pp. 113–124, July 2000. View at Scopus
  8. K. Kuchcinski and C. Wolinski, “Global approach to assignment and scheduling of complex behaviors based on HCDG and constraint programming,” Journal of Systems Architecture, vol. 49, no. 12–15, pp. 489–503, 2003. View at Publisher · View at Google Scholar · View at Scopus
  9. S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, “Spark: a high-level synthesis framework for applying parallelizing compiler transformations,” in Proceedings of the 16th International Conference on VLSI Design, pp. 461–466, 2003.
  10. Z. Guo, B. Buyukkurt, W. Najjar, and K. Vissers, “Optimized generation of data-path from C codes for FPGAs,” in Proceedings of the Design, Automation and Test in Europe (DATE '05), pp. 112–117, March 2005. View at Scopus
  11. W. Sun, M. J. Wirthlin, and S. Neuendorffer, “FPGA pipeline synthesis design exploration using module selection and resource sharing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 254–265, 2007. View at Publisher · View at Google Scholar · View at Scopus
  12. S. P. Mohanty, N. Ranganathan, E. Kougianos, and P. Patra, Low-Power High-Level Synthesis for Nanoscale CMOS Circuits, Springer, 1st edition, 2008.
  13. A. Canis, J. Choi, M. Aldham et al., “LegUp: high-level synthesis for FPGA-based processor/accelerator systems,” in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '11), pp. 33–36, 2011. View at Publisher · View at Google Scholar
  14. J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, and Z. Zhang, “High-level synthesis for FPGAs: from prototyping to deployment,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 4, pp. 473–491, 2011. View at Publisher · View at Google Scholar
  15. M. Tudruj and L. Masko, “Communication on the fly for hierarchical systems of chip multiprocessors,” in Proceedings of the 6th International Symposium on Parallel Computing in Electrical Engineering (PARELEC '11), pp. 19–24, 2011. View at Publisher · View at Google Scholar
  16. L. Wang, C. Ding, S. Zhong, and J. Zhang, “GNLS: a hybrid on-chip communication architecture for SoC designs,” International Journal of High Performance Systems Architecture, vol. 3, no. 2-3, pp. 157–166, 2011. View at Publisher · View at Google Scholar
  17. M. Monchiero, G. Palermo, C. Silvano, and O. Villa, “Exploration of distributed shared memory architectures for NoC-based multiprocessors,” in Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS '06), pp. 144–151, July 2006. View at Publisher · View at Google Scholar · View at Scopus
  18. M. Kistler, M. Perrone, and F. Petrini, “Cell multiprocessor communication network: built for speed,” IEEE Micro, vol. 26, no. 3, pp. 10–23, 2006. View at Publisher · View at Google Scholar · View at Scopus
  19. A. K. Kodi and A. Louri, “A scalable architecture for distributed shared memory multiprocessors using optical interconnects,” in Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS '04), pp. 143–152, April 2004. View at Scopus
  20. H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, “On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches,” ACM Transactions on Design Automation of Electronic Systems, vol. 12, no. 3, pp. 1–20, 2007. View at Publisher · View at Google Scholar · View at Scopus
  21. S. Saponara, L. Fanucci, and E. Petri, “A multi-processor noc-based architecture for real-time image/video enhancement,” Journal of Real-Time Image Processing. In press. View at Publisher · View at Google Scholar
  22. M. Rovini, G. Gentile, F. Rossi, and L. Fanucci, “A minimum-latency block-serial architecture of a decoder for IEEE 802.11n LDPC codes,” in Proceedings of the IFIP International Conference on Very Large Scale Integration (VLSI-SoC '07), pp. 236–241, October 2007. View at Publisher · View at Google Scholar · View at Scopus
  23. T. Bhatt, V. Sundaramurthy, V. Stolpman, and D. McCain, “Pipelined block-serial decoder architecture for structured LDPC codes,” in Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '06), pp. IV225–IV228, May 2006. View at Scopus
  24. K. Gunnam, G. Choi, W. Wang, and M. Yeary, “Multi-rate layered decoder architecture for block LDPC codes of the IEEE 802.11n wireless standard,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '07), pp. 1645–1648, May 2007. View at Scopus
  25. P. Urard, E. Yeo, L. Paumier et al., “A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '05), vol. 1, pp. 446–609, February 2005. View at Scopus
  26. C. Studer, N. Preyss, C. Roth, and A. Burg, “Configurable high-throughput decoder architecture for quasi-cyclic LDPC codes,” in Proceedings of the 42nd Asilomar Conference on Signals, Systems and Computers (ASILOMAR '08), pp. 1137–1142, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  27. S. Kim, G. E. Sobelman, and H. Lee, “Flexible LDPC decoder architecture for high-throughput applications,” in Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS '08), pp. 45–48, December 2008. View at Publisher · View at Google Scholar · View at Scopus
  28. Y. Sun, G. Wang, and J. R. Cavallaro, “Multi-layer parallel decoding algorithm and vlsi architecture for quasi-cyclic LDPC codes,” in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1776–1779, 2011. View at Publisher · View at Google Scholar
  29. P. Radosavljevic, A. De Baynast, M. Karkooti, and J. R. Cavallaro, “Multi-rate high-throughput LDPC decoder: tradeoff analysis between decoding throughput and area,” in Proceedings of the IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC '06), pp. 1–5, September 2006. View at Publisher · View at Google Scholar · View at Scopus
  30. M. Cocco, J. Dielissen, M. Heijligers, A. Hekstra, and J. Huisken, “A scalable architecture for LDPC decoding,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '04), vol. 3, pp. 88–93, 2004. View at Publisher · View at Google Scholar
  31. D. J. C. MacKay, “Good error-correcting codes based on very sparse matrices,” IEEE Transactions on Information Theory, vol. 45, no. 2, pp. 399–431, 1999. View at Google Scholar · View at Scopus
  32. L. Jóźwiak, “Quality-driven design in the system-on-a-chip era: why and how?” Journal of Systems Architecture, vol. 47, no. 3-4, pp. 201–224, 2001. View at Publisher · View at Google Scholar · View at Scopus
  33. H. Zhong, T. Zhang, and E. F. Haratsch, “VLSI design of high-rate quasi-cyclic LDPC codes for magnetic recording channel,” in Proceedings of the IEEE 2006 Custom Integrated Circuits Conference (CICC '06), pp. 325–328, September 2006. View at Publisher · View at Google Scholar · View at Scopus
  34. X. Y. Shih, C. Z. Zhan, C. H. Lin, and A. Y. Wu, “An 8.29 mm2 52 mW multi-mode LDPC decoder design for mobile WiMAX system in 0.13 μm CMOS process,” IEEE Journal of Solid-State Circuits, vol. 43, no. 3, Article ID 4456789, pp. 672–683, 2008. View at Publisher · View at Google Scholar · View at Scopus
  35. K. Zhang, X. Huang, and Z. Wang, “High-throughput layered decoder implementation for quasi-cyclic LDPC codes,” IEEE Journal on Selected Areas in Communications, vol. 27, no. 6, pp. 985–994, 2009. View at Publisher · View at Google Scholar
  36. L. Liu and C. J. R. Shi, “Sliced message passing: high throughput overlapped decoding of high-rate low-density parity-check codes,” IEEE Transactions on Circuits and Systems I, vol. 55, no. 11, pp. 3697–3710, 2008. View at Publisher · View at Google Scholar · View at Scopus