VLSI Design

Research Article

A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design

Figure 15

Cluster-based logic block.
103473.fig.0015