Research Article

Verification of Mixed-Signal Systems with Affine Arithmetic Assertions

Figure 9

PLL circuit on block level.
239064.fig.009