Energy-Efficient Hardware Architectures for the Packet Data Convergence Protocol in LTE-Advanced Mobile Terminals

<table>Area consumption of the LSB coprocessor with parallel and loop implementations.</table>

VLSI Design

Figure 21: Energy-Efficient Hardware Architectures for the Packet Data Convergence Protocol in LTE-Advanced Mobile Terminals 