Design Example of Useful Memory Latency for Developing a Hazard Preventive Pipeline High-Performance Embedded-Microprocessor

<table>Our X86-light RISC pipeline processor architecture (Method-1).</table>

VLSI Design

Figure 5: Design Example of Useful Memory Latency for Developing a Hazard Preventive Pipeline High-Performance Embedded-Microprocessor 