Research Article

Design Example of Useful Memory Latency for Developing a Hazard Preventive Pipeline High-Performance Embedded-Microprocessor

Figure 7

A simpler pipeline architecture without hazard detection/correction units (Mthod-2).
425105.fig.007