VLSI Design

Research Article

A Prototype-Based Gate-Level Cycle-Accurate Methodology for SoC Performance Exploration and Estimation

Figure 12

Altera EXPA10 architecture.
529150.fig.0012