A Prototype-Based Gate-Level Cycle-Accurate Methodology for SoC Performance Exploration and Estimation

Figure 4

Experimental ARM Integrator SoC prototype.