A Prototype-Based Gate-Level Cycle-Accurate Methodology for SoC Performance Exploration and Estimation

<table>MPEG-4 decoder SoC HW/SW architecture and ARM Integrator prototype configuration.</table>

VLSI Design

Figure 5: A Prototype-Based Gate-Level Cycle-Accurate Methodology for SoC Performance Exploration and Estimation 