A Prototype-Based Gate-Level Cycle-Accurate Methodology for SoC Performance Exploration and Estimation

<table>(a) Local bus parameter skew 3 : 1. (b) Recovery the bus skew 2 : 1.</table>

VLSI Design

Figure 8: A Prototype-Based Gate-Level Cycle-Accurate Methodology for SoC Performance Exploration and Estimation 