A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures

<table>State diagram of a synchronous FSM generating the wait signal.</table>

VLSI Design

Figure 6: A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures 