Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2013, Article ID 905493, 12 pages
http://dx.doi.org/10.1155/2013/905493
Research Article

Power-Driven Global Routing for Multisupply Voltage Domains

University of Wisconsin, Madison, WI 53706, USA

Received 22 June 2012; Revised 16 November 2012; Accepted 5 April 2013

Academic Editor: Shantanu Dutt

Copyright © 2013 Tai-Hsuan Wu et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. R. S. Shelar and M. Patyra, “Impact of local interconnects on timing and power in a high performance processor,” in ACM International Symposium on Physical Design, pp. 145–152, 2010. View at Google Scholar
  2. R. L. S. Ching, E. F. Y. Young, K. C. K. Leung, and C. C. N. Chu, “Post-placement voltage island generation,” in Proceedings of the International Conference on Computer-Aided Design (ICCAD '06), pp. 641–646, November 2006. View at Publisher · View at Google Scholar · View at Scopus
  3. L. Guo, Y. Cai, Q. Zhou, and X. Hong, “Logic and layout aware voltage island generation for low power design,” in Proceedings of the Asia and South Pacific Design Automation Conference, pp. 666–671, January 2007. View at Publisher · View at Google Scholar · View at Scopus
  4. H. Shojaei, T.-H. Wu, A. Davoodi, and T. Basten, “A Pareto-algebraic framework for signal power optimization in global routing,” in Proceedings of the 16th ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED '10), pp. 407–412, August 2010. View at Publisher · View at Google Scholar · View at Scopus
  5. W.-H. Liu, Y.-L. Li, and K.-Y. Chao, “High-quality global routing for multiple dynamic supply voltage designs,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '11), pp. 263–269, November 2011. View at Publisher · View at Google Scholar · View at Scopus
  6. T.-H. Wu, A. Davoodi, and J. T. Linderoth, “GRIP: scalable 3D global routing using integer programming,” in Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC '09), pp. 320–325, July 2009. View at Scopus
  7. Nangate 45 nm open cell library, 2008, http://www.nangate.com/.
  8. C. Barnhart, E. L. Johnson, G. L. Nemhauser, M. W. P. Savelsbergh, and P. H. Vance, “Branch-and-price: column generation for solving huge integer programs,” Operations Research, vol. 46, no. 3, pp. 316–329, 1998. View at Google Scholar · View at Scopus
  9. D. G. Jørgensen and M. Meyling, “A branch-and-price algorithm for switch-box routing,” Networks, vol. 40, no. 1, pp. 13–26, 2002. View at Publisher · View at Google Scholar · View at Scopus
  10. G. Dantzig and P. Wolfe, “Decomposition principle for linear programs,” Operations Research, vol. 8, pp. 101–111, 1960. View at Publisher · View at Google Scholar
  11. Y.-J. Chang, Y.-T. Lee, and T.-C. Wang, “NTHU-route 2.0: a fast and stable global router,” in Proceedings of the International Conference on Computer-Aided Design (ICCAD '08), pp. 338–343, November 2008. View at Publisher · View at Google Scholar · View at Scopus
  12. E. W. Dijkstra, “A note on two problems in connexion with graphs,” Numerische Mathematik, vol. 1, no. 1, pp. 269–271, 1959. View at Publisher · View at Google Scholar · View at Scopus
  13. M. Pan and C. C. N. Chu, “FastRoute 2.0: a high-quality and efficient global router,” in Proceedings of the Asia and South Pacific Design Automation Conference, pp. 250–255, January 2007. View at Publisher · View at Google Scholar · View at Scopus
  14. J. A. Roy and I. L. Markov, “High-performance routing at the nanometer scale,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 6, pp. 1066–1077, 2008. View at Publisher · View at Google Scholar · View at Scopus
  15. “ISPD 2008 global routing contest and benchmark suite,” http://www.sigda.org/ispd2008/contests/ispd08rc.html.
  16. T.-H. Wu, A. Davoodi, and J. T. Linderoth, “A parallel integer programming approach to global routing,” in Proceedings of the 47th Design Automation Conference (DAC '10), pp. 194–199, June 2010. View at Publisher · View at Google Scholar · View at Scopus
  17. ISPD 2006 placement contest and benchmark suite.
  18. CPLEX Optimization, Using the CPLEX Callable Library, Version 9, Incline Village, Nev, USA, 2005.
  19. M. J. Litzkow, M. Livny, and M. W. Mutka, “Condor—a hunter of idle workstations,” in Proceedings of the 8th International Conference on Distributed Computing Systems, pp. 104–111, 1998.