VLSI Design

Research Article

Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration

Figure 3

Comparison of processor throughput for EDF-SA and PDS algorithms.
936181.fig.003