Research Article

Design of Synthesizable, Retimed Digital Filters Using FPGA Based Path Solvers with MCM Approach: Comparison and CAD Tool

Figure 12

GUI for dDesign optimization environment created to generate synthesizable retimed digital filter HDL optimized for VLSI design metrics.
280701.fig.0012