VLSI Design

Research Article

High-Efficient Circuits for Ternary Addition

Figure 1

The utilized logic style for implementing new adder cells.
534587.fig.001