Research Article

High-Efficient Circuits for Ternary Addition

Figure 10

Maximum PDP variation versus variation.
534587.fig.0010