VLSI Design

Research Article

High-Efficient Circuits for Ternary Addition

Figure 11

A 7-TIT ternary ripple adder constructed by a THA and six TFAs.
534587.fig.0011