Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2014
/
Article
/
Fig 12
/
Research Article
High-Efficient Circuits for Ternary Addition
Figure 12
Input patterns which are fed to the ternary ripple adders to measure maximum delay.
