Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2014
/
Article
/
Tab 3
/
Research Article
High-Efficient Circuits for Ternary Addition
Table 3
Midoutput values of the carry generator subcircuit for TFA.
Input pattern
Path(s)
Path(s)
0
(0, 0, 0)
0
2
1
2
3, 4
1
(0, 0, 1)
0
2
1
2
3, 4
2
(0, 0, 2)
0
2
1
2
4
2
(0, 1, 1)
0
2
1
2
3
3
(0, 1, 2)
1
2
1
0
6
3
(1, 1, 1)
1
2
1
0
5
4
(0, 2, 2)
1
2
1
0
6
4
(1, 1, 2)
1
2
1
0
5, 6
5
(1, 2, 2)
1
2
1
0
5, 6
6
(2, 2, 2)
2
0
2
0
5, 6