On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding

Figure 11

Comparison of % of power savings between different serialization factors with different cache bus width.

(a) 8-core set 1

(b) 4-core set 1

(c) 2-core set 1