Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2014
/
Article
/
Fig 18
/
Research Article
On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding
Figure 18
Architectural configuration of serializer-deserializer with FVC unit.
