Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2015, Article ID 256474, 9 pages
http://dx.doi.org/10.1155/2015/256474
Research Article

Functional Testbench Qualification by Mutation Analysis

1Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
2Institute of Very Large Scale Integrated Circuit Design, Zhejiang University, Hangzhou 310027, China
3Laboratory of Computer Science, Institute of Software, Chinese Academy of Sciences, Beijing 100080, China

Received 2 February 2015; Revised 16 April 2015; Accepted 26 April 2015

Academic Editor: Avi Ziv

Copyright © 2015 Kai Huang et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Y. Shuo, R. Wille, and R. Drechsler, “Improving coverage of simulation-based verification by dedicated stimuli generation,” in Proceedings of the 17th Euromicro Conference on Digital System Design (DSD '14), pp. 599–606, Verona, Italy, 2014.
  2. P. Lisherness and K.-T. Cheng, “Improving validation coverage metrics to account for limited observability,” in Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC '12), pp. 292–297, Sydney, Australia, February 2012. View at Publisher · View at Google Scholar · View at Scopus
  3. P. Lisherness, N. Lesperance, and K.-T. Cheng, “Mutation analysis with coverage discounting,” in Proceedings of the 16th Design, Automation and Test in Europe Conference and Exhibition (DATE '13), pp. 31–34, IEEE, Grenoble, France, March 2013. View at Publisher · View at Google Scholar · View at Scopus
  4. P. Lisherness and C. Kwang-Ting, “Coverage discounting: a generalized approach for testbench qualification,” in Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT '11), pp. 49–56, Napa Valley, Calif, USA, November 2011. View at Publisher · View at Google Scholar · View at Scopus
  5. R. Grinwald, E. Harel, M. Orgad et al., “User defined coverage—a tool supported methodology for design verification,” in Proceedings of the Design Automation Conference (DAC '98), pp. 158–163, San Francisco, Calif, USA, 1998.
  6. S. Tasiran and K. Keutzer, “Coverage metrics for functional validation of hardware designs,” IEEE Design & Test of Computers, vol. 18, no. 4, pp. 36–45, 2001. View at Publisher · View at Google Scholar · View at Scopus
  7. A. Meixner and D. J. Sorin, “Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures,” IEEE Transactions on Dependable and Secure Computing, vol. 6, no. 1, pp. 18–31, 2009. View at Publisher · View at Google Scholar · View at Scopus
  8. A. Adir, A. Nahir, and A. Ziv, “Concurrent generation of concurrent programs for post-silicon validation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 8, pp. 1297–1302, 2012. View at Publisher · View at Google Scholar · View at Scopus
  9. J. Yue and M. Harman, “An analysis and survey of the development of mutation testing,” IEEE Transactions on Software Engineering, vol. 37, no. 5, pp. 649–678, 2011. View at Publisher · View at Google Scholar
  10. Y. Serrestou, V. Beroulle, and C. Robach, “Functional verification of RTL designs driven by mutation testing metrics,” in Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD '07), pp. 222–227, Lübeck, Germany, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  11. V. Guarnieri, G. Di Guglielmo, N. Bombieri et al., “On the reuse of TLM mutation analysis at RTL,” Journal of Electronic Testing, vol. 28, no. 4, pp. 435–448, 2012. View at Publisher · View at Google Scholar · View at Scopus
  12. L. Liu and S. Vasudevan, “Efficient validation input generation in RTL by hybridized source code analysis,” in Proceedings of the 14th Design, Automation and Test in Europe Conference and Exhibition (DATE '11), pp. 1–6, Grenoble, France, March 2011. View at Scopus
  13. A. Sen and M. S. Abadir, “Coverage metrics for verification of concurrent SystemC designs using mutation testing,” in Proceedings of the 15th IEEE International High Level Design Validation and Test Workshop (HLDVT '10), pp. 75–81, IEEE, Anaheim, Calif, USA, June 2010. View at Publisher · View at Google Scholar · View at Scopus
  14. P. Lisherness and K.-T. Cheng, “SCEMIT: a systemc error and mutation injection tool,” in Proceedings of the 47th ACM/IEEE Design Automation Conference (DAC '10), pp. 228–233, ACM, Anaheim, Calif, USA, June 2010. View at Publisher · View at Google Scholar · View at Scopus
  15. H. M. Le, D. Grosse, and R. Drechsler, “Automatic TLM fault localization for SystemC,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 8, pp. 1249–1262, 2012. View at Publisher · View at Google Scholar · View at Scopus
  16. N. Bombieri, F. Fummi, and G. Pravadelli, “A mutation model for the SystemC TLM 2.0 communication interfaces,” in Proceedings of the Design, Automation and Test in Europe (DATE '08), pp. 396–401, Munich, Germany, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  17. N. Bombieri, F. Fummi, and G. Pravadelli, “On the mutation analysis of systemC TLM-2.0 standard,” in Proceedings of the 10th International Workshop on Microprocessor Test and Verification (MTV '09), pp. 32–37, Austin, Tex, USA, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  18. A. Sen, “Mutation operators for concurrent systemC designs,” in Proceedings of the 10th International Workshop on Microprocessor Test and Verification: Common Challenges and Solutions (MTV '09), pp. 27–31, Austin, Tex, USA, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  19. N. Bombieri, F. Fummi, G. Pravadelli et al., “Functional qualification of TLM verification,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '09), pp. 190–195, Nice, France, 2009.
  20. S. Bouvier, N. Sauzede, F. Letombe et al., “A practical approach to measuring and improving the functional verification of embedded software,” in Proceedings of the Design Verification Conference (DVC '12), June 2012.
  21. M. Hampton and S. Petithomme, “Leveraging a commercial mutation analysis tool for research,” in Proceedings of the Testing: Academic and Industrial Conference Practice and Research Techniques—MUTATION (TAICPART-MUTATION '07), pp. 203–209, Windsor, UK, September 2007. View at Publisher · View at Google Scholar · View at Scopus
  22. N. Bombieri, G. Di Guglielmo, M. Ferrari et al., “HIFSuite: tools for HDL code conversion and manipulation,” Eurasip Journal on Embedded Systems, vol. 2010, Article ID 436328, 2010. View at Publisher · View at Google Scholar · View at Scopus
  23. T. Xie, W. Mueller, and F. Letombe, “HDL-mutation based simulation data generation by propagation guided search,” in Proceedings of the 14th Euromicro Conference on Digital System Design (DSD '11), pp. 608–615, Oulu, Finland, September 2011. View at Publisher · View at Google Scholar · View at Scopus
  24. X. Tao, W. Mueller, and F. Letombe, “Mutation-analysis driven functional verification of a soft microprocessor,” in Proceedings of the IEEE International SOC Conference (SOCC '12), pp. 283–288, IEEE, Niagara Falls, NY, USA, September 2012. View at Publisher · View at Google Scholar · View at Scopus
  25. F. Fallah, S. Devadas, and K. Keutzer, “OCCOM-efficient computation of observability-based code coverage metrics for functional verification,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 8, pp. 1003–1015, 2001. View at Publisher · View at Google Scholar · View at Scopus
  26. T. Lv, J.-P. Fan, X.-W. Li, and L.-Y. Liu, “Observability statement coverage based on dynamic factored use-definition chains for functional verification,” Journal of Electronic Testing, vol. 22, no. 3, pp. 273–285, 2006. View at Publisher · View at Google Scholar · View at Scopus
  27. P. Lisherness and K.-T. Cheng, “An instrumented observability coverage method for system validation,” in Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT '09), pp. 88–93, San Francisco, Calif, USA, November 2009. View at Publisher · View at Google Scholar · View at Scopus