A Novel Scan Architecture for Low Power Scan-Based Testing

Figure 1

(a) FLS structure [8] and (b) transistor level schema of first level gating in FLS.

(a)

(b)