VLSI Design

VLSI Design / 2015 / Article / Fig 1

Research Article

A Novel Scan Architecture for Low Power Scan-Based Testing

Figure 1

(a) FLS structure [8] and (b) transistor level schema of first level gating in FLS.

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at help@hindawi.com to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19.