A Novel Scan Architecture for Low Power Scan-Based Testing

Figure 2

Modified scan flip-flop for low power delay fault testing [9].