(a)
(b)
Figure 2: Leakage current delay plots for NAND2 (a) and NOR2 (b) logic gates.