Table of Contents
VLSI Design
Volume 2015, Article ID 540482, 10 pages
http://dx.doi.org/10.1155/2015/540482
Research Article

Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits

Department of Computer Science, Modeling, Electronics and System Engineering, University of Calabria, Via P. Bucci 42C, 87036 Rende, Italy

Received 12 May 2015; Revised 23 September 2015; Accepted 4 October 2015

Academic Editor: Jose Carlos Monteiro

Copyright © 2015 Ramiro Taco et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. A. Wang and A. Chandrakasan, “A 180-mV subthreshold FFT processor using a minimum energy design methodology,” IEEE Journal of Solid-State Circuits, vol. 40, no. 1, pp. 310–319, 2005. View at Publisher · View at Google Scholar · View at Scopus
  2. B. Zhai, L. Nazhandali, J. Olson et al., “A 2.60 pJ/inst subthreshold sensor processor for optimal energy efficiency,” in Proceedings of the Symposium on VLSI Circuits (VLSIC '06), pp. 154–155, June 2006. View at Scopus
  3. J. Rabaey, J. Ammer, B. Otis et al., “Ultra-low-power design—the roadmap to disappearing electronics and ambient intelligence,” IEEE Circuits and Devices Magazine, vol. 22, no. 4, pp. 23–29, 2006. View at Google Scholar
  4. S. Hanson, M. Seok, Y.-S. Lin et al., “A low-voltage processor for sensing applications with picowatt standby mode,” IEEE Journal of Solid-State Circuits, vol. 44, no. 4, pp. 1145–1155, 2009. View at Publisher · View at Google Scholar · View at Scopus
  5. K. S. Chong, B. H. Gwee, and J. S. Chang, “A low energy FFT/IFFT processor for hearing aids,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '07), pp. 1169–1172, New Orleans, La, USA, May 2007. View at Publisher · View at Google Scholar
  6. A. Kaizerman, S. Fisher, and A. Fish, “Subthreshold dual mode logic,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 5, pp. 979–983, 2013. View at Publisher · View at Google Scholar
  7. S. Hanson, B. Zhai, M. Seok et al., “Exploring variability and performance in a sub-200-mV processor,” IEEE Journal of Solid-State Circuits, vol. 43, no. 4, pp. 881–891, 2008. View at Publisher · View at Google Scholar · View at Scopus
  8. H. Soeleman, K. Roy, and B. C. Paul, “Robust subthreshold logic for ultra-low power operation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, no. 1, pp. 90–99, 2001. View at Publisher · View at Google Scholar · View at Scopus
  9. M. Radfar, K. Shah, and J. Singh, “A highly sensitive and ultra low-power forward body biasing circuit to overcome severe process, voltage and temperature variations and extreme voltage scaling,” International Journal of Circuit Theory and Applications, vol. 43, no. 2, pp. 233–252, 2015. View at Publisher · View at Google Scholar · View at Scopus
  10. M. Meijer, J. Pineda de Gyvez, and A. Kapoor, “Ultra-low-power digital design with body biasing for low area and performance efficient operation,” Journal of Low Power Electronics, vol. 6, no. 4, pp. 521–532, 2010. View at Publisher · View at Google Scholar · View at Scopus
  11. P. Corsonello, M. Lanuzza, and S. Perri, “Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates,” International Journal of Circuit Theory and Applications, vol. 42, no. 1, pp. 65–70, 2014. View at Publisher · View at Google Scholar · View at Scopus
  12. M. Meijer and J. Pineda de Gyvez, “Body-bias-driven design strategy for area- and performance-efficient cmos circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 1, pp. 42–51, 2012. View at Publisher · View at Google Scholar · View at Scopus
  13. M. R. Kakoee and L. Benini, “Fine-grained power and body-bias control for near-threshold deep sub-micron CMOS circuits,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 1, no. 2, pp. 131–140, 2011. View at Publisher · View at Google Scholar · View at Scopus
  14. M.-E. Hwang and K. Roy, “A 135 mV 0.13 μW process tolerant 6T subthreshold DTMOS SRAM in 90 nm technology,” in Proceedings of the Custom Integrated Circuits Conference (CICC '08), pp. 419–422, San Jose, Calif, USA, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  15. H. Mostafa, M. Anis, and M. Elmasry, “A novel low area overhead direct adaptive body bias (D-ABB) circuit for die-to-die and within-die variations compensation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 10, pp. 1848–1860, 2011. View at Publisher · View at Google Scholar · View at Scopus
  16. C. Wann, F. Assaderaghi, R. Dennard, C. Hu, G. Shahidi, and Y. Tan, “Channel profile optimization and device design for low-power high-performance dynamic-threshold MOSFET,” in Proceedings of the International Electron Devices Meeting (IEDM '96), pp. 113–116, San Francisco, Calif, USA, 1996. View at Publisher · View at Google Scholar
  17. G. O. Workman and J. G. Possum, “A comparative analysis of the dynamic behavior of BTG/SOI MOSFETs and circuits with distributed body resistance,” IEEE Transactions on Electron Devices, vol. 45, no. 10, pp. 2138–2145, 1998. View at Publisher · View at Google Scholar · View at Scopus
  18. M. Lanuzza, R. Taco, and D. Albano, “Dynamic gate-level body biasing for subthreshold digital design,” in Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems (LASCAS '14), pp. 1–4, Santiago, Chile, February 2014. View at Publisher · View at Google Scholar · View at Scopus
  19. M. Alioto, “Ultra-low power VLSI circuit design demystified and explained: a tutorial,” IEEE Transactions on Circuits and Systems I, vol. 59, no. 1, pp. 3–29, 2012. View at Publisher · View at Google Scholar · View at Scopus