A New CDS Structure for High Density FPA with Low Power

Figure 8

Noise source modelling in Verilog-A: (a) noise source and (b) waveform.

(a)

(b)