Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2016
/
Article
/
Fig 1
/
Research Article
A Low Complexity All-Digital Background Calibration Technique for Time-Interleaved ADCs
Figure 1
The block diagram for an
-channel TIADC.
(a)
(b)