Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2016, Article ID 6475932, 8 pages
http://dx.doi.org/10.1155/2016/6475932
Research Article

A Low Complexity All-Digital Background Calibration Technique for Time-Interleaved ADCs

1Institute of VLSI Design, Hefei University of Technology, Hefei, China
2Department of Electronic Science & Technology, University of Science and Technology of China, 443 Huangshan Road, Hefei, Anhui, China

Received 27 May 2016; Revised 18 August 2016; Accepted 1 September 2016

Academic Editor: Chien-In Henry Chen

Copyright © 2016 Hongmei Chen et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. W. C. Black Jr. and D. A. Hodges, “Time interleaved converter arrays,” IEEE Journal of Solid-State Circuits, vol. 15, no. 6, pp. 1022–1029, 1980. View at Google Scholar · View at Scopus
  2. B. T. Reyes, L. Tealdi, G. Paulina et al., “A 6-bit 2GS/s CMOS time-interleaved ADC for analysis of mixed-signal calibration techniques,” in Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems (LASCAS '14), pp. 1–4, Santiago, Chile, February 2014. View at Publisher · View at Google Scholar
  3. A. Abbaszadeh and K. Dabbagh-Sadeghipour, “An efficient postprocessor architecture for channel mismatch correction of time interleaved ADCs,” in Proceedings of the 18th Iranian Conference on Electrical Engineering (ICEE '10), pp. 382–385, IEEE, Isfahan, Iran, May 2010. View at Publisher · View at Google Scholar · View at Scopus
  4. Y. Yin, G. Yang, and H. Chen, “A novel gain error background calibration algorithm for time-interleaved ADCs,” in Proceedings of the International Conference on Anti-counterfeiting, Security, and Identification (ASID '14), pp. 42–45, Macao, China, December 2014. View at Publisher · View at Google Scholar
  5. M. Seo, M. J. W. Rodwell, and U. Madhow, “Comprehensive digital correction of mismatch errors for a 400-Msamples/s 80-dB SFDR time-interleaved analog-to-digital converter,” IEEE Transactions on Microwave Theory and Techniques, vol. 53, no. 3, pp. 1072–1082, 2005. View at Publisher · View at Google Scholar · View at Scopus
  6. J. M. D. Pereira, P. M. B. S. Girão, and A. M. C. Serra, “An FFT-based method to evaluate and compensate gain and offset errors of interleaved ADC systems,” IEEE Transactions on Instrumentation and Measurement, vol. 53, no. 2, pp. 423–430, 2004. View at Publisher · View at Google Scholar · View at Scopus
  7. S. M. Jamal, D. Fu, M. P. Singh, P. J. Hurst, and S. H. Lewis, “Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 1, pp. 130–139, 2004. View at Publisher · View at Google Scholar · View at Scopus
  8. J. Elbornsson, F. Gustafsson, and J.-E. Eklund, “Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 1, pp. 151–158, 2004. View at Publisher · View at Google Scholar · View at Scopus
  9. J. McNeill, M. C. W. Coln, and B. J. Larivee, “‘Split ADC’ architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC,” IEEE Journal of Solid-State Circuits, vol. 40, no. 12, pp. 2437–2445, 2005. View at Publisher · View at Google Scholar · View at Scopus
  10. Y. Yin, J. Li, and H. Chen, “A digital background calibration algorithm of time-interleaved ADC,” in Proceedings of the International Conference on Anti-counterfeiting, Security, and Identification (ASID '14), pp. 1–4, Macao, China, December 2014. View at Publisher · View at Google Scholar
  11. S. Saleem and C. Vogel, “LMS-based identification and compensation of timing mismatches in a two-channel time-interleaved analog-to-digital converter,” in Proceedings of the IEEE Norchip Conference, pp. 1–4, November 2007. View at Publisher · View at Google Scholar
  12. C. Vogel, S. Saleem, and S. Mendel, “Adaptive blind compensation of gain and timing mismatches in M-channel time-interleaved ADCs,” in Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS '08), pp. 49–52, IEEE, August-September 2008. View at Publisher · View at Google Scholar · View at Scopus
  13. G. J. Qin, G. M. Liu, and M. G. Guo, “Adaptive calibration method for timing mismatch error in time-interleaved ADC system,” Chinese Journal of Scientific Instrument, vol. 34, no. 12, pp. 2371–2375, 2013. View at Google Scholar
  14. C. H. Law, P. J. Hurst, and S. H. Lewis, “A four-channel time-interleaved ADC with digital calibration of interchannel timing and memory errors,” IEEE Journal of Solid-State Circuits, vol. 45, no. 10, pp. 2091–2103, 2010. View at Publisher · View at Google Scholar · View at Scopus
  15. H. G. Wei, P. Zhang, B. D. Sahoo, and B. Razavi, “An 8 Bit 4 GS/s 120 mW CMOS ADC,” IEEE Journal of Solid-State Circuits, vol. 49, no. 8, pp. 1751–1761, 2014. View at Publisher · View at Google Scholar · View at Scopus