Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2016
/
Article
/
Fig 13
/
Research Article
Unified and Modular Modeling and Functional Verification Framework of Real-Time Image Signal Processors
Figure 13
ABVIP for protocol conversion (bridge) verification in ISP SoC RTL.