Unified and Modular Modeling and Functional Verification Framework of Real-Time Image Signal Processors

Figure 5

Synchronization between register sequences and data sequences.