A Cache System Design for CMPs with Built-In Coherence Verification

Figure 18

Error coverage with fault injection interval of 1000 clock cycles.