New Proposal for MCML Based Three-Input Logic Implementation

Figure 8

Multiplexer realization (4 : 1 MUX) based on the proposed approach.