Table of Contents
VLSI Design
Volume 2016, Article ID 8712768, 10 pages
http://dx.doi.org/10.1155/2016/8712768
Research Article

New Proposal for MCML Based Three-Input Logic Implementation

1Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India
2Department of Electronics and Communication Engineering, Bharati Vidyapeeth’s College of Engineering, Delhi, India

Received 31 December 2015; Revised 8 June 2016; Accepted 19 July 2016

Academic Editor: Spyros Tragoudas

Copyright © 2016 Neeta Pandey et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. H. Yang, High-Speed Optical Transceivers: Integrated Circuits Designs And Optical Devices Techniques, World Scientific, Singapore, 2006.
  2. Z. V. Chia, S. Y. Simon Ng, and M. Je, “Current mode logic circuits for 10-bit 5 GHz high speed digital to analog converter,” International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering, vol. 7, no. 9, pp. 1211–1214, 2013. View at Google Scholar
  3. H. C. Luong and G. C. Leung, Low-Voltage CMOS RF Frequency Synthesizers, Cambridge University Press, Cambridge, UK, 2004. View at Publisher · View at Google Scholar
  4. M. Yamashina and H. Yamada, “An MOS Current Mode Logic (MCML) circuit for low-power sub-GHz processors,” IEICE-Transactions on Electronics, vol. E75-C, pp. 1181–1187, 1992. View at Google Scholar
  5. S. Bruma, “Impact of on-chip process variations performance on MCML [MOS current mode logic],” in Proceedings of the IEEE Conference on Systems-on-Chip (SOC '03), pp. 135–140, September 2003. View at Publisher · View at Google Scholar · View at Scopus
  6. J. M. Musicer and J. Rabaey, “MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments,” in Proceedings of the International Symposium on low Power Electronics and Design (ISLPED '00), pp. 102–107, IEEE, Rapallo, Italy, July 2000. View at Scopus
  7. H. Hassan, M. Anis, and M. Elmasry, “MOS current mode circuits: analysis, design, and variability,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 8, pp. 885–898, 2005. View at Publisher · View at Google Scholar · View at Scopus
  8. M. Anis, M. Allam, and M. Elmasry, “Impact of technology scaling on CMOS logic styles,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, no. 8, pp. 577–588, 2002. View at Publisher · View at Google Scholar · View at Scopus
  9. Z. Toprak and Y. Leblebici, “Low-power current mode logic for improved DPA-resistance in embedded systems,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '05), vol. 2, pp. 1059–1062, Kobe, Japan, May 2005. View at Publisher · View at Google Scholar · View at Scopus
  10. J. Kundan and S. M. R. Hasan, “Enhanced folded source-coupled logic technique for low-voltage mixed-signal integrated circuits,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 8, pp. 810–817, 2000. View at Publisher · View at Google Scholar · View at Scopus
  11. M. Alioto, L. Pancioni, S. Rocchi, and V. Vignoli, “Modeling and evaluation of positive-feedback source-coupled logic,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 51, no. 12, pp. 2345–2355, 2004. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  12. J. Savoj and B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector,” IEEE Journal of Solid-State Circuits, vol. 36, no. 5, pp. 761–768, 2001. View at Publisher · View at Google Scholar · View at Scopus
  13. A. Tajalli and M. Atarodi, “Linear phase detection using two-phase latch,” Electronics Letters, vol. 39, no. 24, pp. 1695–1696, 2003. View at Publisher · View at Google Scholar · View at Scopus
  14. K. Gupta, N. Pandey, and M. Gupta, “MCML D-latch using triple-tail cells: analysis and design,” Active and Passive Electronic Components, vol. 2013, Article ID 217674, 9 pages, 2013. View at Publisher · View at Google Scholar · View at Scopus
  15. K. Gupta, N. Pandey, and M. Gupta, “Analysis and design of MOS current mode logic exclusive-OR gate using triple-tail cells,” Microelectronics Journal, vol. 44, no. 6, pp. 561–567, 2013. View at Publisher · View at Google Scholar · View at Scopus
  16. K. Gupta, N. Pandey, and M. Gupta, “Low-voltage MOS current mode logic multiplexer,” Radioengineering Journal, vol. 22, pp. 259–268, 2013. View at Google Scholar
  17. M. Alioto and G. Palumbo, Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits, Springer, Amsterdam, The Netherlands, 2005. View at Publisher · View at Google Scholar
  18. H. Hassan, M. Anis, and M. Elmasry, “Analysis and design of low-power multi-threshold MCML,” in Proceedings of the IEEE International Conference on System-on-Chip (SOC '04), pp. 25–29, IEEE, 2004. View at Publisher · View at Google Scholar
  19. J. M. Musicer and J. Rabaey, “MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '00), pp. 102–107, IEEE, Rapallo, Italy, July 2000. View at Publisher · View at Google Scholar · View at Scopus
  20. A. Tajalli and Y. Leblebici, Extreme Low-Power Mixed Signal IC Design, Springer, New York, NY, USA, 2010.
  21. M. P. Houlgate, D. J. Olszewski, K. Abdelhalim, and L. MacEachern, “Adaptable performance MOS current mode logic for use in a 3 GHz programmable frequency divider,” in Proceedings of the IEEE 46th Midwest Symposium on Circuits and Systems, vol. 3, pp. 1303–1306, December 2003. View at Publisher · View at Google Scholar
  22. M. Mizuno, M. Yamashina, K. Furuta et al., “A GHz MOS adaptive pipeline technique using MOS current-mode logic,” IEEE Journal of Solid-State Circuits, vol. 31, no. 6, pp. 784–790, 1996. View at Publisher · View at Google Scholar · View at Scopus