VLSI Design

VLSI Design / 2016 / Article / Tab 6

Research Article

An Efficient Reconfigurable Architecture for Fingerprint Recognition

Table 6

Performance parameters on FPGA.

BlockCLBP systemDWT systemFusion

Number of slice registers84353598776
Number of slice LUTs2024344020706
Max freq (MHz)68.036298.7768.004

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at help@hindawi.com to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.