An Efficient Reconfigurable Architecture for Fingerprint Recognition

Table 6

Performance parameters on FPGA.

Block	CLBP system	DWT system	Fusion
Number of slice registers	8435	359	8776
Number of slice LUTs	20243	440	20706
Max freq (MHz)	68.036	298.77	68.004