State-Transition-Aware Spilling Heuristic for MLC STT-RAM-Based Registers

Figure 4

Normalized total write times under C-MLC and SSCM-MLC register design.