VLSI Design

VLSI Design / 2017 / Article / Fig 4

Research Article

State-Transition-Aware Spilling Heuristic for MLC STT-RAM-Based Registers

Figure 4

Normalized total write times under C-MLC and SSCM-MLC register design.

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.