Research Article

First Steps in Creating Online Testable Reversible Sequential Circuits

Figure 2

The symbol and logic level implementations for (a) the extended Feynman gate and (b) a 2-control extended Toffoli gate.
(a)
(b)