(a)
(b)
Figure 2: The symbol and logic level implementations for (a) the extended Feynman gate and (b) a 2-control extended Toffoli gate.